Checking Syntax (VHDL Model Editor)

Follow this procedure to check the syntax of your code:

1. Select VHDL Model Editor > Check Syntax to check the syntax of the new VHDL model.
2. Twin Builder checks the code for syntax errors. Twin Builder’s Message Manager pane displays the results of the syntax check. Click errors to view the associated lines of code in the editor window.